



**MALLA REDDY COLLEGE OF ENGINEERING AND TECHNOLOGY**  
(Autonomous Institution – UGC, Govt. of India)  
(Affiliated to JNTUH, Hyderabad, Approved by AICTE- Accredited by NBA & NAAC 'A' Grade – ISO 9001:2015 Certified)

**Certificate**

*Department of **Electronics and Communication Engineering** Certified that in the bonafide Record of the work done by Mr./Miss. \_\_\_\_\_ Reg.No \_\_\_\_\_ of B.Tech **ECE** \_\_\_year \_\_\_semester for the Academic year 20\_\_\_ to 20\_\_\_ in \_\_\_\_\_ Laboratory.*

Date:

Staff Incharge

HOD

Internal Examiner

External Examiner



**ANALOG CIRCUITS  
LABORATORY MANUAL  
(R20A0483)  
B.TECH  
(II YEAR – II SEM)  
(2022-23)**

**PREPARED BY**

**Dr R. Chinna Rao (Associate Professor)**

**Mr E. Mahender Reddy (Assistant Professor)**



**Department of Electronics and Communication Engineering**

**MALLA REDDY COLLEGE  
OF ENGINEERING & TECHNOLOGY**

**(Autonomous Institution – UGC, Govt. of India)**

Recognized under 2(f) and 12 (B) of UGC ACT 1956

Affiliated to JNTUH, Hyderabad, Approved by AICTE - Accredited by NBA & NAAC – 'A' Grade - ISO 9001:2015 Certified)  
Maisammaguda, Dhulapally (Post Via. Kompally), Secunderabad – 500100, Telangana State, India

# **ELECTRONICS & COMMUNICATION ENGINEERING**

## **VISION**

**To provide high quality academic programmes, training activities, research facilities and opportunities supported by continuous industry institute interaction aimed at employability, entrepreneurship, leadership and research aptitude among students.**

## **MISSION**

**To evolve into a center of excellence in Engineering Technology through creative and innovative practices in teaching-learning, promoting academic achievement & research excellence to produce internationally accepted competitive and world class professionals.**

## **QUALITY POLICY**

- ❖ Impart up-to-date knowledge to the students in Electronics & Communication area to make them quality engineers.**
- ❖ Make the students experience the applications on quality equipment and tools.**
- ❖ Provide systems, resources and training opportunities to achieve continuous improvement.**
- ❖ Maintain global standards in education, training and services.**

## **ROGRAMME EDUCATIONAL OBJECTIVES (PEOs)**

### **PEO1: PROFESSIONALISM & CITIZENSHIP**

To create and sustain a community of learning in which students acquire knowledge and learn to apply it professionally with due consideration for ethical, ecological and economic issues.

### **PEO2: TECHNICAL ACCOMPLISHMENTS**

To provide knowledge based services to satisfy the needs of society and the industry by providing hands on experience in various technologies in core field.

### **PEO3: INVENTION, INNOVATION AND CREATIVITY**

To make the students to design, experiment, analyze, interpret in the core field with the help of other multi disciplinary concepts wherever applicable.

### **PEO4: PROFESSIONAL DEVELOPMENT**

To educate the students to disseminate research findings with good soft skills and become a successful entrepreneur.

### **PEO5: HUMAN RESOURCE DEVELOPMENT**

To graduate the students in building national capabilities in technology, education and research.

## **PROGRAMME SPECIFIC OBJECTIVES (PSOs)**

### **PSO1**

To develop a student community who acquire knowledge by ethical learning and fulfill the societal and industry needs in various technologies of core field.

### **PSO2**

To nurture the students in designing, analyzing and interpreting required in research and development with exposure in multi disciplinary technologies in order to mould them as successful industry ready engineers/entrepreneurs

### **PSO3**

To empower students with all round capabilities who will be useful in making nation strong in technology, education and research domains.

## PROGRAM OUTCOMES (POs)

### Engineering Graduates will be able to:

1. **Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
2. **Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
3. **Design / development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
4. **Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
5. **Modern tool usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
6. **The engineer and society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
7. **Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
8. **Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
9. **Individual and team work:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
10. **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
11. **Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multi disciplinary environments.
12. **Life- long learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

# Laboratory Rules

## General Rules of Conduct in Laboratories:

1. You are expected to arrive on time and not depart before the end of a laboratory.
2. You must not enter a lab unless you have permission from a technician or lecturer.
3. You are expected to comply with instructions, written or oral, that the laboratory Instructor gives you during the laboratory session.
4. You should behave in an orderly fashion always in the lab.
5. You must not stand on the stools or benches in the laboratory.
6. Keep the workbench tidy and do not place coats and bags on the benches.
7. You must ensure that at the end of the laboratory session all equipment used is stored away where you found it.
8. You must put all rubbish such as paper outside in the corridor bins. Broken components should be returned to the lab technician for safe disposal.
9. You must not remove test equipment, test leads or power cables from any lab without permission.
10. Eating, smoking and drinking in the laboratories are forbidden.
11. The use of mobile phones during laboratory sessions is forbidden.
12. The use of email or messaging software for personal communications during laboratory sessions is forbidden.
13. Playing computer games in laboratories is forbidden.

## Specific Safety Rules for Laboratories:

1. You must not damage or tamper with the equipment or leads.
2. You should inspect laboratory equipment for visible damage before using it. If there is a problem with a piece of equipment, report it to the technician or lecturer. DONOT return equipment to a storage area
3. You should not work on circuits where the supply voltage exceeds 40 volts without very specific approval from your lab supervisor. If you need to work on such circuits, you should contact your supervisor for approval and instruction on how to do this safely before commencing the work.

4. Always use an appropriate stand for holding your soldering iron.
5. Turn off your soldering iron if it is unlikely to be used for more than 10 minutes.
6. Never leave a hot soldering iron unattended.
7. Never touch a soldering iron element or bit unless the iron has been disconnected from the mains and has had adequate time to cool down.
8. Never strip insulation from a wire with your teeth or a knife, always use an appropriate wire stripping tool.
9. Shield wire with your hands when cutting it with a pliers to prevent bits of wire flying about the bench.



**MALLA REDDY COLLEGE OF ENGINEERING AND TECHNOLOGY****II Year B.Tech. ECE- II Sem****L/T/P/C****-/-/3/1.5****(R20A0483) ANALOG CIRCUITS LAB****COURSE OBJECTIVES:**

- 1) To design Multistage, Power amplifiers and multivibrators according to given specifications.
- 2) To analyze various amplifiers such as Common Emitter, Common Source, Cascade and Cascode amplifiers.
- 3) To build circuit construction skills using circuit simulation software tool.
- 4) To simulate different amplifier circuits.
- 5) To design Feedback amplifiers.

**Part – I:**

Design and Simulation in Simulation Laboratory using any Simulation Software. (Minimum eight experiments )

- 1) Common Emitter Amplifier.
- 2) Common Source Amplifier.
- 3) Two Stage RC Coupled Amplifier
- 4) Current shunt and Voltage Feedback Amplifier
- 5) Cascode Amplifier
- 6) Class A Power Amplifier (Transformer less)
- 7) Switching characteristics of a transistor
- 8) Design a Bistable Multivibrator and draw its waveforms
- 9) Design a Astable Multivibrator and draw its waveforms
- 10) Design a Monostable Multivibrator and draw its waveforms

**Equipments required for Laboratories:**

For software simulation of Electronic circuits

- i. Computer Systems with latest specifications
- ii. Connected in LAN (Optional)
- iii. Operating system (Windows XP)
- iv. Suitable Simulations software.

**Part –II:** Components Testing in the Hardware Laboratory (Minimum 8 Experiments):

- 1) Common Emitter Amplifier.
- 2) Two Stage RC Coupled Amplifier
- 3) Class A Power Amplifier
- 4) Class C Power Amplifier
- 5) Switching characteristics of a transistor
- 6) Design a Bistable Multivibrator and draw its waveforms
- 7) Design a Astable Multivibrator and draw its waveforms
- 8) Design a Monostable Multivibrator and draw its waveforms
- 9) Design of schmitter trigger
- 10) Logics gates

**Equipment required for Laboratories:**

- 1) Regulated Power Supply (0-30V)
- 2) CROs
- 3) Functions Generators
- 4) Multimeters & Components

**COURSE OUTCOMES**


- 1) Design Multistage, Power amplifiers and multivibrators according to given specifications.
- 2) Analyze various amplifiers such as Common Emitter, Common Source, Cascade and Cascode amplifiers.
- 3) Build circuit construction skills using circuit simulation software tool.
- 4) Simulate different amplifier circuits.
- 5) Design Feedback amplifiers

## EXPERIMENT NO: 1 COMMON EMITTER AMPLIFIER

**AIM:**

To determine the gain and bandwidth of a CE Amplifier from its frequency response curve.

**SOFTWARE REQUIRED:** Multisim

**CIRCUIT DIAGRAM:****THEORY:**

The single stage common emitter amplifier circuit shown above uses what is commonly called "Voltage Divider Biasing" or "self biasing". This type of biasing arrangement uses two resistors as a potential divider network and is commonly used in the design of bipolar transistor amplifier circuits. This type of biasing arrangement greatly reduces the effects of varying Beta, ( $\beta$ ) by holding the Base bias at a constant steady voltage. This type of biasing produces the greatest stability.

The Common Emitter Amplifier circuit has a resistor in its Collector circuit. The current flowing through this resistor produces the voltage output of the amplifier. The value of this resistor is chosen so that at the amplifiers quiescent operating point, Q-point this output voltage lies half way along the transistors load line. In Common Emitter Amplifier circuits, capacitors C1 and C2 are used as Coupling Capacitors to separate the AC signals from the DC biasing voltage. This ensures that the bias condition set up for the circuit to operate correctly is not affected by any additional amplifier stages, as the capacitors will only pass AC signals and block any DC component.

The output AC signal is then superimposed on the biasing of the following stages. Also a bypass capacitor, CE is included in the Emitter leg circuit. This capacitor is an open circuit component for DC bias meaning that the biasing currents and voltages are not affected by the addition of the capacitor maintaining a good Q-point stability. However, this bypass capacitor short circuits the Emitter resistor at high frequency signals and only RL plus a very small internal resistance acts as the transistors load increasing the voltage gain to its maximum.

Generally, the value of the bypass capacitor, CE is chosen to provide a reactance of at most, 1/10th the value of RE at the lowest operating signal frequency. A single stage Common Emitter Amplifier is also an "Inverting Amplifier" as an increase in Base voltage causes a decrease in V

out and a decrease in Base voltage produces an increase in  $V_{out}$ . The output signal is  $180^\circ$  out of phase with the input signal.

**PROCEDURE:**

1. Open the multisim icon in the system.
2. Place all the necessary components required for the design of the CE amplifier circuit i.e. Resistors, Capacitors, Transistors, Voltage sources, Power sources, Ground etc on the design window.
3. Connect all the components by proper wiring and also assure that nodes are formed at the interconnection points.
4. Connect the two channels of the Oscilloscope to input and output of the circuit and by using the simulation switch and check the input and output waveforms.
5. Assign net numbers to input and output wires by double clicking on the particular wire and clicking on the show option.
6. To observe the frequency response, go to simulate  $\rightarrow$  analysis  $\rightarrow$  analysis and select the start and stop frequencies, select vertical scale as decibels, specify the output variables and click on simulate.
7. A window opens showing the frequency response on the top and phase response at the bottom.
8. From the frequency response, calculate the bandwidth of the Amplifier.
9. To obtain the netlist, go to transfer  $\rightarrow$  export netlist and save the netlist in a text file. On opening the text file from the saved location, a netlist is obtained containing the specifications of all the used components used in the design of the circuit.


**OBSERVATION TABLE:**

S.No	Frequency(hz)	Output voltage(vo)	Voltage gain (vo/vi)	Gain (db) $A_{vf}=20 \log (v_o/v_i)$ .


Bandwidth of the CE amplifier =  $f_h - f_l$  HZ

**EXPECTED GRAPH:**

**INPUT Vs OUTPUT WAVEFORM**



**FREQUENCY RESPONSE AND PHASE RESPONSE GRAPHS**



**RESULT:**

The maximum gain is \_\_\_\_\_ dB and bandwidth is \_\_\_\_\_ Hz of the CE Amplifier.

**QUESTIONS:**

1. What is the phase difference between input and output waveforms of CE amplifier?
2. What type of biasing is used in the given circuit?
3. If the given transistor is replaced by P-N-P, can we get the output or not?
4. What is the effect of emitter bypass capacitor on frequency response?
5. What is the effect of coupling capacitor?
6. What is the region of transistor so that it operates as an amplifier?
7. Draw the h-parameter model of CE amplifier.
8. How does transistor acts as an amplifier.
9. Mention the characteristics of CE amplifier.

**Exercise Question:**


1. Find the frequency response of CE Amplifier by changing the bypass capacitor value.
2. Find the frequency response of CE Amplifier by removing the bypass capacitor.

**OBSERVATIONS:**










[www.madisonpaper.com](http://www.madisonpaper.com)

TITLE	
NAME	DATE




## EXPERIMENT NO: 2 COMMON SOURCE AMPLIFIER

### AIM:

To determine the Band width from the frequency response of the common source FET Amplifier.

**SOFTWARE REQUIRED:** Multisim

### CIRCUIT DIAGRAM:



### THEORY:

A field-effect transistor (FET) is a type of transistor commonly used for weak-signal amplification (for example, for amplifying wireless signals). The device can amplify analog or digital signals. It can also switch DC or function as an oscillator. In the FET, current flows along a semiconductor path called the channel. At one end of the channel, there is an electrode called the source. At the other end of the channel, there is an electrode called the drain. The physical diameter of the channel is fixed, but its effective electrical diameter can be varied by the application of a voltage to a control electrode called the gate. Field-effect transistors exist in two major classifications. These are known as the junction FET (JFET) and the metal-oxide-semiconductor FET (MOSFET). The junction FET has a channel consisting of N-type semiconductor (N-channel) or P-type semiconductor (P-channel) material; the gate is made of the opposite semiconductor type. In P-type material, electric charges are carried mainly in the form of electron deficiencies called holes.




In N-type material, the charge carriers are primarily electrons. In a JFET, the junction is the boundary between the channel and the gate. Normally, this P-N junction is reverse-biased (a DC voltage is applied to it) so that no current flows between the channel and the gate.

However, under some conditions there is a small current through the junction during part of the input signal cycle.

The FET has some advantages and some disadvantages relative to the bipolar transistor. Field-effect transistors are preferred for weak-signal work, for example in wireless, communications and broadcast receivers. They are also preferred in circuits and systems requiring high impedance. The FET is not, in general, used for high-power amplification, such as is required in large wireless communications and broadcast transmitters.

Field-effect transistors are fabricated onto silicon integrated circuit (IC) chips. A single IC can contain many thousands of FETs, along with other components such as resistors, capacitors, and diodes. A common source amplifier FET amplifier has high input impedance and a moderate voltage gain. Also, the input and output voltages are 180 degrees out of Phase.



#### PROCEDURE:

1. Open the multisim icon in the system.
2. Place all the necessary components required for the design of the CS FET amplifier circuit i.e. Resistors, Capacitors, Transistors, Voltage sources, Power sources, Ground etc on the design window. Connect all the components by proper wiring and also assure that nodes are formed at the interconnection points.
3. Connect the two channels of the Oscilloscope to input and output of the circuit and by using the simulation switch and check the input and output waveforms.
4. Assign net numbers to input and output wires by double clicking on the particular wire and clicking on the show option.
5. To observe the frequency response, go to simulate  analysis  and select the start and stop frequencies, select vertical scale as decibels, specify the output variables and click on simulate.
6. A window opens showing the frequency response on the top and phase response at the bottom.
7. From the frequency response, calculate the bandwidth of the Amplifier.
8. To obtain the netlist, go to transfer ----  export netlist and save the netlist in a text file. On opening the text file from the saved location, a netlist is obtained containing the specifications of all the used components used in the design of the circuit containing the specifications of all the used components used in the design of the circuit.

#### OBSERVATION TABLE:

S.No	Frequency(hz)	Output voltage(vo)	Voltage gain (vo/vi)	Gain (db) Avf=20 log (vo/vi).

Bandwidth of the CE-CB Cascode amplifier= $f_h$  \_\_\_  $f_l$  Hz

**MODEL GRAPH:****Input vs Output Waveforms****FREQUENCY RESPONSE:**

**RESULT:** We have obtained the frequency response of the common Source FET Amplifier and also found its Bandwidth to be \_\_\_\_\_ Hz.

**QUESTIONS:**


1. How does FET acts as an amplifier?
2. What are the parameters of a FET?
3. What is an amplification factor?
4. Draw the h-parameter model of the FET.
5. What are the advantages of FET over BJT?
6. What is the region of FET so that it acts as an amplifier?
7. What are the differences between JFET and MOSFET?
8. What type of biasing is used in the given circuit?

**Exercise Question:**

1. Find the frequency response of CS Amplifier by changing the bypass capacitor value.
2. Find the frequency response of CS Amplifier by removing the bypass capacitor.

**OBSERVATIONS:**






[www.madisonpaper.com](http://www.madisonpaper.com)



TITLE	
NAME	DATE



### EXPERIMENT NO: 3


#### TWO STAGE RC-COUPLED AMPLIFIER

#### AIM:

To study the response of a two stage RC-coupled amplifier and calculate gain and band width.

**SOFTWARE REQUIRED:** Multisim

#### CIRCUIT DIAGRAM:



#### THEORY:

As the gain provided by a single stage amplifier is usually not sufficient to drive the load, so to achieve extra gain multi-stage amplifiers are used. In multi-stage amplifiers output of one-stage is coupled to the input of the next stage. The coupling of one stage to another is done with the help of some coupling devices. If it is coupled by RC then the amplifier is called RC -coupled amplifier. Frequency response of an amplifier is defined as the variation of gain with respective frequency. The gain of the amplifier increases as the frequency increases from zero till it becomes maximum at lower cut-off frequency and remains constant till higher cut-off frequency and then it falls again as the frequency increases. At low frequencies the reactance of coupling capacitor  $C_c$  is quite high and hence very small part of signal will pass through from one stage to the next stage.

#### APPLICATIONS:

1. Audio amplifiers
2. Radio Transmitters and Receivers.

**PROCEDURE:**

1. Open the multisim icon in the system.
2. Place all the necessary components required for the design of the two stage RC Coupled amplifier circuit i.e. Resistors, Capacitors, Transistors.
3. Voltage sources, Power sources, Ground etc on the design window.
4. Connect all the components by proper wiring and also assure that nodes are formed at the interconnection points.
5. Connect the two channels of the Oscilloscope to input and output of the circuit and by using the simulation switch and check the input and output waveforms.
6. Assign net numbers to input and output wires by double clicking on the particular wire and clicking on the show option.
7. To observe the frequency response, go to simulate---->analysis -----> analysis and select the start and stop frequencies, select vertical scale as decibels, specify the output variables and click on simulate.
8. A window opens showing the frequency response on the top and phase response at the bottom.
9. From the frequency response, calculate the bandwidth of the Amplifier.
10. To obtain the netlist, go to transfer ---->export netlist and save the netlist in a text file. On opening the text file from the saved location, a netlist is obtained containing the specifications of all the used components used in the design of the circuit.


**OBSERVATION TABLE:**

S.No	Frequency(hz)	Output voltage(vo)	Voltage gain (vo/vi)	Gain (db) Avf=20 log (vo/vi).

Bandwidth of the CE-CB Cascode amplifier= $f_h-f_l$  Hz

**CALCULATIONS:**

1. Determine lower cut-off frequency and upper cut-off frequency from the graph.
2. Calculate Band width.

**EXPECTED GRAPH:****Frequency Response:****RESULT:**

The maximum gain is \_\_\_\_\_ dB and bandwidth is \_\_\_\_\_ Hz of the CE Amplifier.

**QUESTIONS:**

1. What are the advantages and disadvantages of multi-stage amplifiers?
2. Why gain falls at HF and LF?
3. Why the gain remains constant at MF?
4. Explain the function of emitter bypass capacitor, CE?
5. How the band width will be affected as more number of stages are cascaded?
6. Define frequency response?
7. Give the formula for effective lower cut-off frequency, when N-number of stages is cascaded.


**Exercise Question:**

Find the frequency response of 2 Stage CE Amplifier by changing the coupling capacitor to

- i) Direct coupling
- ii) Transformer coupling
- iii)

**OBSERVATIONS:**






[www.madisonpaper.com](http://www.madisonpaper.com)



TITLE	
NAME	DATE







### EXPERIMENT NO: 4 CURRENT SHUNT FEEDBACK AMPLIFIER

**AIM:**

To determine the effect of feedback on the frequency response of a current shunt feedback amplifier.

**SOFTWARE REQUIRED:** Multisim

**CIRCUIT DIAGRAM:****PROCEDURE:****TO DETERMINE THE FREQUENCY RESPONSE WITH FEEDBACK**

1. Open the multisim icon in the system.
2. Place all the necessary components required for the design of the current shunt feedback amplifier circuit i.e. Resistors, Capacitors, Diodes, Transistors, Voltage sources, Power sources, Ground etc on the design window.
3. Connect all the components by proper wiring and also assure that nodes are formed at the interconnection points.
3. Connect the channel of the Oscilloscope to the output of the circuit and by using the simulation switch and check output waveform.
4. To obtain the netlist, go to transfer  export netlist and save the netlist in a text file. On opening the text file from the saved location, a netlist is obtained containing the specifications of all the used components used in the design of the circuit.

5. Vary the input frequency from 10Hz to 1MHz with input voltage constant (40mvpp) and note down the output voltage.
6. Calculate the voltage gain in dB using the formula  $A_v = 20 \log(V_o/V_i)$ .

### TO DETERMINE THE FREQUENCY RESPONSE WITH FEEDBACK

1. Now connect E-F terminals in the circuit.
2. Connect the output of the feedback amplifier to the other channel of the CRO.
3. Vary the input frequency from 10Hz to 1MHz with input voltage constant (40mvpp) and note down the output voltage.
4. Calculate the voltage gain in dB using the formula  $A_v = 20 \log (V_o/V_i)$ .

### OBSERVATIONS TABLE

#### 1. WITHOUT FEEDBACK

$V_i = 40\text{mvpp}$  at 1kHz

S.No	Frequency(hz)	Output voltage( $v_o$ )	Voltage gain ( $v_o/v_i$ )	Gain (db) $A_{vf} = 20 \log (v_o/v_i)$ .


Bandwidth without feedback = -----

#### 2. WITH FEEDBACK

$V_i = 40\text{mvpp}$  at 1kHz

S.NO	Frequency(hz)	Output voltage ( $v_o$ )	Voltage gain ( $a_{vf} = v_o/v_i$ )	Gain (db) $A_{vf} = 20 \log (v_o/v_i)$ .

Bandwidth with feedback = -----

**EXPECTED GRAPH:****RESULT:**

The  $A_v$  of the current shunt feedback amplifier is \_\_\_\_\_ and the bandwidth is \_\_\_\_\_ without feedback and The  $A_v$  of the current shunt feedback amplifier is \_\_\_\_\_ and the bandwidth is \_\_\_\_\_ with feedback.

**QUESTIONS:**


1. What is feedback?
2. What are the characteristics of feedback?
3. What is meant by sampling and mixing?
4. What are the configurations of feedback amplifiers?
5. What is the effect of feedback on an amplifier?
6. What is the effect of feedback on input and output resistances?

**Exercise Question:**

1. Determine the input resistance ,Output resistance of Current Shut Feedback amplifier with and without feedback?


**OBSERVATIONS:**





[www.madisonpaper.com](http://www.madisonpaper.com)

TITLE	
NAME	DATE




## EXPERIMENT NO: 5 CE-CB CASCODE AMPLIFIER

**AIM:**

To determine the gain and bandwidth of a CE –CB Cascode Amplifier from its frequency response curve.

**SOFTWARE REQUIRED:** Multisim

**CIRCUIT DIAGRAM:****THEORY:**

A Cascode amplifier consists of a common-emitter stage loaded by the emitter of a common-base stage. While the C-B (common-base) amplifier is known for wider bandwidth than the C-E (common-emitter) configuration, the low input impedance (10s of  $\Omega$ ) of C-B is a limitation for many applications. The solution is to precede the C-B stage by a low gain C-E stage which has moderately high input impedance (k $\Omega$ s). The stages are in a cascode configuration, stacked in series, as opposed to cascaded for a standard amplifier chain. The cascode amplifier configuration has both wide bandwidth and moderately high input impedance. Before the invention of the RF dual gate MOSFET, the BJT Cascode amplifier could have been found in UHF (ultra high frequency) TV tuners. A Cascode amplifier has a high gain, moderately high input impedance, high output impedance, and a high bandwidth.

**PROCEDURE:**

1. Open the multisim icon in the system.
2. Place all the necessary components required for the design of the CE -CB cascode amplifier circuit i.e Resistors, Capacitors, Transistors, Voltage sources, Power sources, Ground etc on the design window.
3. Connect all the components by proper wiring and also assure that nodes are formed at the interconnection points.
4. Connect the two channels of the Oscilloscope to input and output of the circuit and by using the simulation switch and check the input and output waveforms.
5. Assign net numbers to input and output wires by double clicking on the particular wire and clicking on the show option.



6. To observe the frequency response, go to simulate---->analysis -----> analysis and select the start and stop frequencies, select vertical scale as decibels, specify the output variables and click on simulate.
7. A window opens showing the frequency response on the top and phase response at the bottom.
8. From the frequency response, calculate the bandwidth of the Amplifier.
9. To obtain the net list, go to transfer ----> export netlist and save the net list in text file. On opening the text file from the saved location, a netlist is obtained containing the specifications of all the used components used in the design of the circuit.


#### OBSERVATION TABLE:


S.NO	FREQUENCY(Hz)	GAIN(dB)

Bandwidth of the CE-CB Cascode amplifier= $f_h-f_l$  Hz

#### EXPECTED GRAPH:

Input Vs Output waveforms



**REQUENCY RESPONSE AND PHASE RESPONSE GRAPHS****RESULT:**

The maximum gain is \_\_\_\_\_ dB and bandwidth is \_\_\_\_\_ Hz of the CE - CB Cascode Amplifier.

**QUESTIONS:**


1. What is the difference between cascading and cascoding?
2. What are the advantages of cascoding?
3. What are the upper and lower cutoff frequencies of an n-stage cascaded amplifier?
4. What is the effective bandwidth of an n-stage Cascaded amplifier?
5. What is the preferred amplifier configuration for input stage in a cascade amplifier?

**Exercise Question:**

1. Observe the Frequency response and bandwidth of n Stage cascaded amplifier?

**OBSERVATIONS:**





[www.madisonpaper.com](http://www.madisonpaper.com)


TITLE	
NAME	DATE

## EXPERIMENT NO: 6 CLASS-A POWER AMPLIFIER

**AIM:**

To design a series fed class-A power amplifier in order to achieve max output ac power and efficiency.

**EQUIPMENT REQUIRED:** Multisim

**CIRCUIT DIAGRAM:****THEORY:**

The above circuit is called as “series fed” because the load  $R_L$  is connected in series with transistor output. It is also called as direct coupled amplifier.

$I_{CQ}$  = Zero signal collector current

$V_{CEQ}$  = Zero signal collector to emitter voltage

Power amplifiers are mainly used to deliver more power to the load. To deliver more power it requires large input signals, so generally power amplifiers are preceded by a series of voltage amplifiers. In class-A power amplifiers, Q-point is located in the middle of DC-load line. So output current flows for complete cycle of input signal. Under zero signal condition, maximum power dissipation occurs across the transistor. As the input signal amplitude increases power dissipation reduces. The maximum theoretical efficiency is 25%.

**APPLICATIONS:**


This is used for low power linear applications in audio and wideband RF range, where high efficiency is not required.

**EXTENSIONS:**

In series fed class-A power amplifier we have calculated the efficiency i.e. how efficiently DC-power is converted into AC-power depending on the magnitude of input signal. Once we design a power amplifier for a particular efficiency, the circuit will not give that efficiency to all its

input signals of different amplitudes. Hence, depending on the input signal we have to choose  $V_{CC}$  to obtain a particular efficiency. By employing Transformer coupling, efficiency can be improved to 50%. The experiment is conducted using low power transistors like BC107, SL100 only to get familiarity in biasing and measurement. Actual power amplifiers operate at 1 watt to 100 watts. This will call for operating transistors high current and small value resistors of greater than 1/4 to 1 watt which are used in the laboratory. Actual power amplifiers use heat sinks on the transistors.

#### PROCEDURE:

1. Open the multisim icon in the system.
2. Place all the necessary components required for the design of the Complementary symmetry Class B Power amplifier circuit i.e. Resistors, Capacitors, Diodes, Transistors, Voltage sources, Power sources, Ground etc on the design window.
3. Connect all the components by proper wiring and also assure that nodes are formed at the interconnection points.
4. Connect the channel of the Oscilloscope to the output of the circuit and by using the simulation switch and check output waveform.
5. To obtain the netlist, go to transfer  export netlist and save the netlist in a text file. On opening the text file from the saved location, a netlist is obtained containing the specifications of all the used components used in the design of the circuit.

#### OBSERVATIONS:

Efficiency is defined as the ratio of AC output power to DC input power

$$\text{DC input power} = V_{CC} \times I_{CQ}$$

$$\text{AC output power} = V_{p-p}^2 / 8R_L$$

#### CALCULATIONS:

Under zero signal condition:

$$V_{CC} = I_B R_B + V_{BE}$$

$$I_{BQ} = (V_{CC} - V_{BE}) / R_B$$

$$I_{CQ} = \beta \times I_{BQ}$$

$$V_{CE} = V_{CC} - I_C R_C$$

#### EXPECTED GRAPH:

$$V_{in} = 1V_{p-p}$$





**RESULT:**

1. The maximum input signal amplitude which produces undistorted output signal is \_\_\_\_\_
2. The practical efficiency of the circuit is \_\_\_\_\_
3. The efficiency observed is \_\_\_\_\_ against theoretical maximum of 25%, Since \_\_\_\_\_

**QUESTIONS:**

1. Differentiate between voltage amplifier and power amplifier
2. Why power amplifiers are considered as large signal amplifier?
3. When does maximum power dissipation happen in this circuit?
4. What is the maximum theoretical efficiency?
5. Sketch wave form of output current with respective input signal.
6. What are the different types of class-A power amplifiers available?
7. What is the theoretical efficiency of the transformer coupled class-A power amplifier?
8. What is difference in AC, DC load line?
9. How do you locate the Q-point?
10. What are the applications of class-A power amplifier?


**Exercise Question:**

1. Try to increase the efficiency of Class A power amplifier using Transformer?

**OBSERVATIONS:**








[www.madisonpaper.com](http://www.madisonpaper.com)

TITLE	
NAME	DATE



**EXPERIMENT NO-7**  
**SWITCHING CHARACTERISTICS TRANSISTOR**

**AIM:** To obtain characteristics of a transistor as a switch.

**APPARATUS REQUIRED:**

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	1K $\Omega$	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
7	Capacitor	1 $\mu$ F	1
8	Transistor	BC 107	1


**THEORY:**

Transistors are widely used in digital logic circuits and switching applications. In these applications the voltage levels periodically alternate between a “LOW” and a “HIGH” voltage, such as 0V and +5V. In switching circuits, a transistor is operated at cutoff for the OFF condition, and in saturation for the ON condition. The active linear region is passed through abruptly switching from cutoff to saturation or vice versa. In cutoff region, both the transistor junctions between Emitter and Base and the junction between Base and Collector are reverse biased and only the reverse current which is very small and practically neglected, flows in the transistor. In saturation region both junctions are in forward bias and the values of  $V_{ce}$  (sat) and  $V_{be}$  (sat) are small.


**PROCEDURE:**

1. Connect the circuit as per circuit diagram.
2. Obtain a constant amplitude square wave from function generator of 5V p-p and give the signal as input to the circuit.
3. Observe the output waveform and note down its voltage amplitude levels.
4. Draw the input and output waveforms

**CIRCUIT DIAGRAM:**



**Model graph**



**THEORETICAL CALCULATIONS:**

When  $V_i = +2.5\text{V}$ , the transistor goes into saturation region.

So  $V_o = V_{ce\text{ sat}} = 0.3\text{V}$ .

When  $V_i = -2.5\text{V}$ , the transistor is in cutoff region so  $V_o = V_{cc} = 5\text{V}$

**PRECAUTIONS:**

1. Connections should be made carefully.
2. Verify the circuit before giving supply voltage.
3. Take readings without any parallax error.

**RESULT:**

Switching characteristics of a transistor are observed.

**QUESTION & ANSWERS:**

1. What are the limitations of transistor switch?
2. What is the turn on time of a transistor?

**Exercise Questions:**


- 1) For a C.E transistor circuits with  $V_{cc} = 15\text{V}$   $R_c = 1.5\text{K}\Omega$ . Calculate the transistor power dissipation  
a) at cutoff and b) at saturation

**OBSERVATIONS:**










TITLE	
NAME	DATE



## EXPERIMENT NO-8

### BISTABLE MULTIVIBRATOR

**Aim:** To observe the stable states voltages of Bi-stable Multivibrator.


#### Apparatus required

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	2.2K $\Omega$ , 12K $\Omega$	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2

#### THEORY:

The circuit diagram of a fixed bias Bi-stable multivibrator using transistors. The output of each amplifier is direct coupled to the input of the other amplifier. In one of the stable states transistor  $Q_1$  and  $Q_2$  is off and in the other stable state.  $Q_1$  is off and  $Q_2$  is on even though the circuit is symmetrical; it is not possible for the circuit to remain in a stable state with both the transistors conducting simultaneously and carrying equal currents. The reason is that if we assume that both the transistors are biased equally and are carrying equal currents  $i_1$  and  $i_2$  suppose there is a minute fluctuation in the current  $i_1$ -let us say it increases by a small amount.

Then the voltage at the collector of  $q_1$  decreases. This will result in a decrease in voltage at the base of  $q_2$ . So  $q_2$  conducts less and  $i_2$  decreases and hence the potential at the collector of  $q_2$  increases. This result in an increase in the base potential of  $q_1$ . So  $q_1$  conducts still more and  $i_1$  is further increased and the potential at the collector of  $q_1$  is further decreased, and so on. So the current  $i_1$  keeps on increasing and the current  $i_2$  keeps on decreasing till  $q_1$  goes in to saturation and  $q_2$  goes in to cut-off. This action takes place because of the regenerative feed – back incorporated into the circuit and will occur only if the loop gain is greater than one.

**CIRCUIT DIAGRAM:****PROCEDURE:**

1. Connect the circuit as shown in figure.
2. Verify the stable state by measuring the voltages at two collectors by using multimeter.
3. Note down the corresponding base voltages of the same state (say state-1).
4. To change the state, apply negative voltage (say-2v) to the base of on transistor or positive voltage to the base of transistor (through proper current limiting resistance).
5. Verify the state by measuring voltages at collector and also note down voltages at each base.

**PRECAUTIONS:**

1. Connections should be made carefully.
2. Note down the parameters carefully.
3. The supply voltage levels should not exceed the maximum rating of the transistor.

**RESULT:** The stable state voltages of a Bi-stable multivibrator are observed.

**QUESTION & ANSWERS:**

1. What do you mean by a bistable circuit?
2. What are the other names of a bistable multivibrator?
3. What do you mean by triggering signal?

**Exercise Questions:**


1) A self-biased binary uses *n-p-n* transistors have maximum values of  $V_{CE}(\text{sat}) = 0.4\text{V}$  and  $V_{BE}(\text{sat}) = 0.8\text{V}$  and  $V_{BE}(\text{cutoff}) = 0\text{V}$ . The circuit parameters are  $V_{CC} = 15\text{V}$ ,  $R_C = 1\text{K}\Omega$ ,  $R_1 = 6\text{K}\Omega$ ,  $R_2 = 15\text{K}\Omega$  and  $R_E = 500\Omega$ .

a) Find the stable-state currents and voltages.


**OBSERVATIONS:**







TITLE	
NAME	DATE



## EXPERIMENT NO-9 ASTABLE MULTIVIBRATOR

**AIM:** To Observe the ON & OFF states of Transistor in an Astable Multivibrator.


**APPARATUS REQUIRED:**

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	3.9K $\Omega$ , 100K $\Omega$	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2
	Capacitor	0.01 $\mu$ F	2

**THEORY:**

An Astable Multivibrator has two quasi stable states and it keeps on switching between these two states by itself. No external triggering signal is needed. The astable multivibrator cannot remain indefinitely in any one of the two states. The two amplifier stages of an astable multivibrator are regenerative and cross-coupled by capacitors. The astable multivibrator may be used to generate a square wave of period,  $1.38RC$

**CIRCUIT DIAGRAM**



**PROCEDURE:**


1. Calculate the theoretical frequency of oscillations of the circuit.
2. Connect the circuit as per the circuit diagram.
3. Observe the voltage wave forms at both collectors of two transistors simultaneously.
4. Observe the voltage wave forms at each base simultaneously with corresponding collector voltage.
5. Note down the values of wave forms carefully.
6. Compare the theoretical and practical values.

**CALCULATIONS:****THEORITICAL VALUES:**

$$RC = R_1C_1 + R_2C_2$$

$$\text{Time Period, } T = 1.368RC$$

$$\text{Frequency, } f = 1/T =$$

**MODEL WAVEFORMS**

**PRECAUTIONS:**

1. Connections should be made carefully.
2. Readings should be noted without parallax error.

**RESULT:**

The wave forms of astable multivibrator have been verified.

**VIVA QUESTIONS :**

1. Define stable state?
2. Define quasi stable state?


**Exercise Questions:**

1) Design a collector coupled astable multivibrator for the following specifications with Silicon transistor.  $I_C(\text{sat}) = 10\text{m A}$ ;  $h_{fe}(\text{min}) = 20$ ;  $V_{CC} = 10\text{V}$ ; pulse width =  $10\mu\text{sec}$ ; duty Cycle = 40%

**OBSERVATIONS:**










TITLE	
NAME	DATE



## EXPERIMENT NO-10 MONOSTABLE MULTIVIBRATOR


**AIM:** To observe the stable state and quasi stable state voltages in monostable Multivibrator.

**APPARATUS REQUIRED:**

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	1K $\Omega$	1
		68K $\Omega$	1
		2.2K $\Omega$	1
		1.5K $\Omega$	1
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2
	Capacitor	1 $\mu$ F	2
	Diode	IN4007	1

**THEORY:**

A monostable multivibrator on the other hand compared to astable, bistable has only one stable state, the other state being quasi stable state. Normally the multivibrator is in stable state and when an externally triggering pulse is applied, it switches from the stable to the quasi stable state. It remains in the quasi stable state for a short duration, but automatically reverse switches back to its original stable state without any triggering pulse. The monostable multivibrator is also referred as 'one shot' or 'uni vibrator' since only one triggering signal is required to reverse the original stable state. The duration of quasi stable state is termed as delay time (or) pulse width (or) gate time. It is denoted as 't'.

**CIRCUIT DIAGRAM:****PROCEDURE:**


1. Connect the circuit as per the circuit diagram.
2. Verify the stable states of  $Q_1$  and  $Q_2$
3. Apply the square wave of 2v p-p , 1KHz signal to the trigger circuit.
4. Observe the wave forms at base of each transistor simultaneously.
5. Observe the wave forms at collectors of each transistor simultaneously.
6. Note down the parameters carefully.
7. Note down the time period and compare it with theoretical values.
8. Plot wave forms of  $V_{b1}$ ,  $V_{b2}$ ,  $V_{c1}$  &  $V_{c2}$  with respect to time .

**CALCULATIONS:**

Theoretical Values:

Time Period,  $T = 0.693RC$

Frequency,  $f = 1/T =$

**MODEL WAVEFORMS:****PRECAUTIONS:**

1. Connections should be made carefully.
2. Note down the parameters without parallax error.
3. The supply voltage levels should not exceed the maximum rating of the transistor.

**RESULT:**

Stable state and quasi stable state voltages in monostable multivibrator are observed

**QUESTION & ANSWERS:**

1. What are the other names of Mono Stable multivibrator?
2. Which type of triggering is used in mono stable multi vibrator?
3. Define transition time?

**Exercise Questions:**

1) Design and draw a collector-coupled ONE-SHOT using silicon npn transistors with  $h_{FE}(\text{min}) = 20$ . In stable State, the transistor in cut-off has  $V_{BE} = -1V$  and the transistor in saturation has base current,  $I_B$  which is 50% excess of the  $I_B(\text{min})$  value. Assume  $V_{CC} = 8V$ ,  $I_C(\text{sat}) = 2mA$ , delay time = 2.5ms &  $R_1 = R_2$ . Find  $R_C$ ,  $R$ ,  $R_1$ ,  $C$  and  $V_{BB}$ .

**OBSERVATIONS:**





**PART —II**




## EXPERIMENT NO: 1 COMMON EMITTER AMPLIFIER

**AIM:**

To determine the gain and bandwidth of a CE Amplifier from its frequency response curve.

**SOFTWARE REQUIRED:**

Transistor BC107	-1No.
Regulated power Supply (0-30V)	-1No.
Function Generator	-1No.
CRO	-1No.
Resistors [33K $\Omega$ , 3.3K $\Omega$ , 4700 $\Omega$ , 3.3K $\Omega$ , 1K $\Omega$ , 2.2K $\Omega$ , 4.7K $\Omega$ ]	-1No.Each
Capacitors, 10 $\mu$ F	-2No
100 $\mu$ F	-1No.
Bread Board	
Connecting Wires	

**CIRCUIT DIAGRAM:****THEORY:**

The single stage common emitter amplifier circuit shown above uses what is commonly called "Voltage Divider Biasing" or "self biasing". This type of biasing arrangement uses two resistors as a potential divider network and is commonly used in the design of bipolar transistor amplifier circuits. This type of biasing arrangement greatly reduces the effects of varying Beta, ( $\beta$ ) by holding the Base bias at a constant steady voltage. This type of biasing produces the greatest stability.

The Common Emitter Amplifier circuit has a resistor in its Collector circuit. The current flowing through this resistor produces the voltage output of the amplifier. The value of this resistor is chosen so that at the amplifiers quiescent operating point, Q-point this output voltage lies half way along the transistors load line. In Common Emitter Amplifier circuits, capacitors C1 and C2 are used as Coupling Capacitors to separate the AC signals from the DC biasing voltage. This ensures that the bias condition set up for the circuit to operate correctly is not affected by any additional amplifier stages, as the capacitors will only pass AC signals and block any DC component.

The output AC signal is then superimposed on the biasing of the following stages. Also a bypass capacitor,  $C_E$  is included in the Emitter leg circuit. This capacitor is an open circuit component for DC bias meaning that the biasing currents and voltages are not affected by the addition of the capacitor maintaining a good Q-point stability. However, this bypass capacitor short circuits the Emitter resistor at high frequency signals and only  $R_L$  plus a very small internal resistance acts as the transistors load increasing the voltage gain to its maximum.

Generally, the value of the bypass capacitor,  $C_E$  is chosen to provide a reactance of at most,  $1/10$ th the value of  $R_E$  at the lowest operating signal frequency. A single stage Common Emitter Amplifier is also an "Inverting Amplifier" as an increase in Base voltage causes a decrease in  $V$

out and a decrease in Base voltage produces an increase in  $V_{out}$ . The output signal is  $180^\circ$  out of phase with the input signal.

**PROCEDURE:**

1. Connect the circuit as shown in circuit diagram
2. Apply the input of 20mV peak-to-peak and 1 KHz frequency using Function Generator
3. The voltage gain can be calculated by using the expression ,  $A_v = (V_o/V_i)$
4. For plotting the frequency response the input voltage is kept Constant at 20mV peak-to-peak and the frequency is varied from 100Hz to 1MHz Using function generator
5. Note down the value of output voltage for each frequency.
6. All the readings are tabulated and voltage gain in dB is calculated by Using The expression  $A_v = 20 \log_{10} (V_o/V_i)$
7. A graph is drawn by taking frequency on x-axis and gain in dB on y-axis On Semi-log graph.
8. The band width of the amplifier is calculated from the graph using the expression,

**Bandwidth,  $BW = f_2 - f_1$**

Where  $f_1$  lower cut-off frequency of CE amplifier, and

Where  $f_2$  upper cut-off frequency of CE amplifier

11. The bandwidth product of the amplifier is calculated using the Expression

**Gain Bandwidth product = 3-dBmidband gain X Bandwidth**


**OBSERVATION TABLE:**

S.No	Frequency(hz)	Output voltage( $v_o$ )	Voltage gain ( $v_o/v_i$ )	Gain (db) $A_{vf} = 20 \log (v_o/v_i)$ .


Bandwidth of the CE amplifier =  $f_h - f_l$  HZ

**EXPECTED GRAPH:**

**INPUT Vs OUTPUT WAVEFORM**



**FREQUENCY RESPONSE AND PHASE RESPONSE GRAPHS**



**RESULT:**

The maximum gain is \_\_\_\_\_ dB and bandwidth is \_\_\_\_\_ Hz of the CE Amplifier.

**QUESTIONS:**

1. What is the phase difference between input and output waveforms of CE amplifier?
2. What type of biasing is used in the given circuit?
3. If the given transistor is replaced by P-N-P, can we get the output or not?
4. What is the effect of emitter bypass capacitor on frequency response?
5. What is the effect of coupling capacitor?
6. What is the region of transistor so that it operates as an amplifier?
7. Draw the h-parameter model of CE amplifier.
8. How does transistor acts as an amplifier.
9. Mention the characteristics of CE amplifier.


**Exercise Question:**

1. Find the frequency response of CE Amplifier by changing the bypass capacitor value.
2. Find the frequency response of CE Amplifier by removing the bypass capacitor.

**OBSERVATIONS:**










TITLE	
NAME	DATE




## EXPERIMENT NO: 2 TWO STAGE RC-COUPLED AMPLIFIER

**AIM:**

To study the response of a two stage RC-coupled amplifier and calculate gain and band width.

**EQUIPMENT REQUIRED:**

Transistor BC107	-2No.
Regulated power Supply (0-30V)	-1No.
Function Generator	-1No.
CRO	-1No.
Resistors [33K $\Omega$ , 3.3K $\Omega$ , 330 $\Omega$ , 1.5K $\Omega$ , 1K $\Omega$ , 2.2K $\Omega$ , 4.7K $\Omega$ ]	-2No.Each
Capacitors, 10 $\mu$ F	-2No
100 $\mu$ F	-1No.
Bread Board	
Connecting Wires	

**CIRCUIT DIAGRAM:****THEORY:**

As the gain provided by a single stage amplifier is usually not sufficient to drive the load, so to achieve extra gain multi-stage amplifiers are used. In multi-stage amplifiers output of one-stage is coupled to the input of the next stage. The coupling of one stage to another is done with the help of some coupling devices. If it is coupled by RC then the amplifier is called RC-coupled amplifier. Frequency response of an amplifier is defined as the variation of gain with respective frequency. The gain of the amplifier increases as the frequency increases from zero till it becomes maximum at lower cut-off frequency and remains constant till higher cut-off frequency and then it falls again as the frequency increases. At low frequencies the reactance of coupling capacitor  $C_c$  is quite high and hence very small part of signal will pass through from

**APPLICATIONS:**

1. Audio amplifiers
2. Radio Transmitters and Receivers.

**PROCEDURE:**

1. Connect the circuit as shown in circuit diagram
2. Apply the input of 20mV peak-to-peak and 1 KHz frequency using Function Generator
3. The voltage gain can be calculated by using the expression ,  $A_v = (V_o/V_i)$
4. For plotting the frequency response the input voltage is kept Constant at 20mV peak-to-peak and the frequency is varied from 100Hz to 1MHz Using function generator
5. Note down the value of output voltage for each frequency.
6. All the readings are tabulated and voltage gain in dB is calculated by Using The expression  $A_v = 20 \log_{10} (V_o/V_i)$
7. A graph is drawn by taking frequency on x-axis and gain in dB on y-axis On Semi-log graph.
8. The band width of the amplifier is calculated from the graph using the expression,

**Bandwidth,  $BW = f_2 - f_1$**

Where  $f_1$  lower cut-off frequency of CE amplifier, and

Where  $f_2$  upper cut-off frequency of CE amplifier

11. The bandwidth product of the amplifier is calculated using the Expression

**Gain Bandwidth product = 3-dBmidband gain X Bandwidth**


**OBSERVATION TABLE:**

S.No	Frequency(hz)	Output voltage(vo)	Voltage gain (vo/vi)	Gain (db) $A_v = 20 \log (vo/vi)$ .

Bandwidth of the CE-CB Cascode amplifier= $f_h - f_l$  Hz

**CALCULATIONS:**

1. Determine lower cut-off frequency and upper cut-off frequency from the graph.
2. Calculate Band width.

**EXPECTED GRAPH:****Frequency Response:****RESULT:**

The maximum gain is \_\_\_\_\_ dB and bandwidth is \_\_\_\_\_ Hz of the CE Amplifier.

**QUESTIONS:**

1. What are the advantages and disadvantages of multi-stage amplifiers?
2. Why gain falls at HF and LF?
3. Why the gain remains constant at MF?
4. Explain the function of emitter bypass capacitor, CE?
5. How the band width will be affected as more number of stages are cascaded?
6. Define frequency response?
7. Give the formula for effective lower cut-off frequency, when N-number of stages is cascaded.


**Exercise Question:**

Find the frequency response of 2 Stage CE Amplifier by changing the coupling capacitor to

- i) Direct coupling
- ii) Transformer coupling
- iii)


**OBSERVATIONS:**







TITLE	
NAME	DATE




### EXPERIMENT NO: 3 CLASS-A POWER AMPLIFIER

**AIM:**

To design a series fed class-A power amplifier in order to achieve max output ac power and efficiency.

**EQUIPMENT REQUIRED:**

Transistor 2N3019	-1No.
Regulated power Supply (0-30V)	-1No.
Function Generator	-1No.
CRO	-1No.
Resistors	
Capacitors, 10 $\mu$ F	-1No
100 $\mu$ F	-1No.
Bread Board	
Connecting Wires	

**CIRCUIT DIAGRAM:****THEORY:**

The above circuit is called as “series fed” because the load  $R_L$  is connected in series with transistor output. It is also called as direct coupled amplifier.

$I_{CQ}$  = Zero signal collector current

$V_{CEQ}$  = Zero signal collector to emitter voltage

Power amplifiers are mainly used to deliver more power to the load. To deliver more power it requires large input signals, so generally power amplifiers are preceded by a series of voltage amplifiers. In class-A power amplifiers, Q-point is located in the middle of DC-load line. So output current flows for complete cycle of input signal. Under zero signal condition, maximum power dissipation occurs across the transistor. As the input signal amplitude increases power dissipation reduces. The maximum theoretical efficiency is 25%.

**APPLICATIONS:**

This is used for low power linear applications in audio and wideband RF range, where high efficiency is not required.

**EXTENSIONS:**

In series fed class-A power amplifier we have calculated the efficiency i.e. how efficiently DC-power is converted into AC-power depending on the magnitude of input signal. Once we design a power amplifier for a particular efficiency, the circuit will not give that efficiency to all its

input signals of different amplitudes. Hence, depending on the input signal we have to choose  $V_{CC}$  to obtain a particular efficiency. By employing Transformer coupling, efficiency can be improved to 50%. The experiment is conducted using low power transistors like BC107, SL100 only to get familiarity in biasing and measurement. Actual power amplifiers operate at 1 watt to 100 watts. This will call for operating transistors high current and small value resistors of greater than 1/4 to 1 watt which are used in the laboratory. Actual power amplifiers use heat sinks on the transistors.

#### PROCEDURE:

1. Connect the circuit as shown in circuit diagram
2. Apply the input of 20mV peak-to-peak and 1 KHz frequency using Function Generator
3. The voltage gain can be calculated by using the expression ,  $A_v = (V_o/V_i)$
4. For plotting the frequency response the input voltage is kept Constant at 20mV peak-to-peak and the frequency is varied from 100Hz to 1MHz Using function generator
5. Note down the value of output voltage for each frequency.
6. All the readings are tabulated and voltage gain in dB is calculated by Using The expression  $A_v = 20 \log_{10} (V_o/V_i)$
7. A graph is drawn by taking frequency on x-axis and gain in dB on y-axis On Semi-log graph.  
The band width of the amplifier is calculated from the graph using the expression,
8. Connect the channel of the Oscilloscope to the output of the circuit and by using the simulation switch and check output waveform.

#### OBSERVATIONS:

Efficiency is defined as the ratio of AC output power to DC input power

$$\text{DC input power} = V_{CC} \times I_{CQ}$$

$$\text{AC output power} = V_{p-p}^2 / 8R_L$$

#### CALCULATIONS:

Under zero signal condition:

$$V_{CC} = I_B R_B + V_{BE}$$


$$I_{BQ} = (V_{CC} - V_{BE}) / R_B$$

$$I_{CQ} = \beta \times I_{BQ}$$

$$V_{CE} = V_{CC} - I_C R_C$$

#### EXPECTED GRAPH:

$$V_{in} = 1V_{p-p}$$



**RESULT:**

1. The maximum input signal amplitude which produces undistorted output signal is \_\_\_\_\_
2. The practical efficiency of the circuit is \_\_\_\_\_
3. The efficiency observed is \_\_\_\_\_ against theoretical maximum of 25%, Since \_\_\_\_\_

**QUESTIONS:**

1. Differentiate between voltage amplifier and power amplifier
2. Why power amplifiers are considered as large signal amplifier?
3. When does maximum power dissipation happen in this circuit?
4. What is the maximum theoretical efficiency?
5. Sketch wave form of output current with respective input signal.
6. What are the different types of class-A power amplifiers available?
7. What is the theoretical efficiency of the transformer coupled class-A power amplifier?
8. What is difference in AC, DC load line?
9. How do you locate the Q-point?
10. What are the applications of class-A power amplifier?


**Exercise Question:**

1. Try to increase the efficiency of Class A power amplifier using Transformer?

**OBSERVATIONS:**










TITLE	
NAME	DATE



## EXPERIMENT NO: 4

**CLASS C POWER AMPLIFIER****AIM:**

To determine the resonant frequency and bandwidth of a tuned amplifier.


**EQUIPMENT REQUIRED:**

Tuned voltage amplifier kit

Function generator

CRO

connecting probes.

**CIRCUIT DIAGRAM:****THEORY:**

A tuned amplifier is one which uses one or more parallel tuned circuit as the load impedance. A tuned amplifier is capable of amplifying a signal over a narrow band of frequencies. The gain of a tuned amplifier is maximum at the resonant frequency and it falls sharply below and above the resonant frequency. At the resonant frequency, the inductive and capacitive reactances are equal.

$$f_o = \frac{1}{2\pi\sqrt{LC}}$$

**PROCEDURE:**


1. Apply an input voltage of 1vp -p at 1 kHz from the function generator at the input terminals of the Tuned voltage amplifier and observe the signal on the CRO.
2. Connect the output of the circuit to the channel of the CRO.
3. Note down the output voltage.
4. Calculate the voltage gain in dB using the formula  $A_v = 20 \log (V_o/V_i)$ .

**OBSERVATION TABLE:**

S.NO	FREQUENCY(Hz)	OUTPUT VOLTAGE (Vo)	VOLTAGE GAIN (Avf=Vo/Vi)	GAIN (dB) Avf=20 log (Vo/Vi).

Bandwidth of the CE amplifier =  $f_h - f_l$  HZ

**EXPECTED GRAPH:**



**RESULT:**

The maximum gain is \_\_\_\_\_ dB, the resonant frequency is \_\_\_\_\_ Hz and bandwidth is \_\_\_\_\_ Hz of the Tuned Amplifier.

**QUESTIONS:**

1. What is a tuned amplifier?
2. What is the formula for resonant frequency of a tuned amplifier?
3. What is the difference between single, double and stagger tuned amplifiers?


**Exercise Question:**

1. By changing the tuned circuit components set the center frequency to 10 KHz

**OBSERVATIONS:**










TITLE	
NAME	DATE





## EXPERIMENT NO: 5

**SWITCHING CHARACTERISTICS OF TRANSISTOR**

**AIM:** To obtain characteristics of a transistor as a switch.

**APPARATUS REQUIRED:**

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	1K $\Omega$	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
7	Capacitor	1 $\mu$ F	1
8	Transistor	BC 107	1


**THEORY:**

Transistors are widely used in digital logic circuits and switching applications. In these applications the voltage levels periodically alternate between a “LOW” and a “HIGH” voltage, such as 0V and +5V. In switching circuits, a transistor is operated at cutoff for the OFF condition, and in saturation for the ON condition. The active linear region is passed through abruptly switching from cutoff to saturation or vice versa. In cutoff region, both the transistor junctions between Emitter and Base and the junction between Base and Collector are reverse biased and only the reverse current which is very small and practically neglected, flows in the transistor. In saturation region both junctions are in forward bias and the values of  $V_{ce}$  (sat) and  $V_{be}$  (sat) are small.


**PROCEDURE:**

1. Connect the circuit as per circuit diagram.
2. Obtain a constant amplitude square wave from function generator of 5V p-p and give the signal as input to the circuit.
3. Observe the output waveform and note down its voltage amplitude levels.
4. Draw the input and output waveforms

**CIRCUIT DIAGRAM:**



**Model graph**



**THEORETICAL CALCULATIONS:**

When  $V_i = +2.5\text{v}$ , the transistor goes into saturation region.

So  $V_o = V_{ce\text{ sat}} = 0.3\text{V}$ .

When  $V_i = -2.5\text{v}$ , the transistor is in cutoff region so  $V_o = V_{cc} = 5\text{v}$

**PRECAUTIONS:**

1. Connections should be made carefully.
2. Verify the circuit before giving supply voltage.
3. Take readings without any parallax error.

**RESULT:**

Switching characteristics of a transistor are observed.

**QUESTION & ANSWERS:**

1. What are the limitations of transistor switch?
2. What is the turn on time of a transistor?


**Exercise Questions:**

- 1) For a C.E transistor circuits with  $V_{cc} = 15\text{V}$   $R_c = 1.5\text{K}\Omega$ . Calculate the transistor power dissipation  
a) at cutoff and b) at saturation


**OBSERVATIONS:**







TITLE	
NAME	DATE



## EXPERIMENT NO-6 BISTABLE MULTIVIBRATOR

**Aim:** To observe the stable states voltages of Bi-stable Multivibrator.

### Apparatus required


S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	2.2K $\Omega$ , 12K $\Omega$	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2

### THEORY:

The circuit diagram of a fixed bias Bi-stable multivibrator using transistors. The output of each amplifier is direct coupled to the input of the other amplifier. In one of the stable states transistor  $Q_1$  and  $Q_2$  is off and in the other stable state.  $Q_1$  is off and  $Q_2$  is on even though the circuit is symmetrical; it is not possible for the circuit to remain in a stable state with both the transistors conducting simultaneously and carrying equal currents. The reason is that if we assume that both the transistors are biased equally and are carrying equal currents  $i_1$  and  $i_2$  suppose there is a minute fluctuation in the current  $i_1$ -let us say it increases by a small amount.

Then the voltage at the collector of  $q_1$  decreases. This will result in a decrease in voltage at the base of  $q_2$ . So  $q_2$  conducts less and  $i_2$  decreases and hence the potential at the collector of  $q_2$  increases. This result in an increase in the base potential of  $q_1$ . So  $q_1$  conducts still more and  $i_1$  is further increased and the potential at the collector of  $q_1$  is further decreased, and so on. So the current  $i_1$  keeps on increasing and the current  $i_2$  keeps on decreasing till  $q_1$  goes in to saturation and  $q_2$  goes in to cut-off. This action takes place because of the regenerative feed – back incorporated into the circuit and will occur only if the loop gain is greater than one.



**CIRCUIT DIAGRAM:****PROCEDURE:**

1. Connect the circuit as shown in figure.
2. Verify the stable state by measuring the voltages at two collectors by using multimeter.
3. Note down the corresponding base voltages of the same state (say state-1).
4. To change the state, apply negative voltage (say -2v) to the base of on transistor or positive voltage to the base of transistor (through proper current limiting resistance).
5. Verify the state by measuring voltages at collector and also note down voltages at each base.

**PRECAUTIONS:**

1. Connections should be made carefully.
2. Note down the parameters carefully.
3. The supply voltage levels should not exceed the maximum rating of the transistor.

**RESULT:** The stable state voltages of a Bi-stable multivibrator are observed.

**QUESTION & ANSWERS:**

1. What do you mean by a bistable circuit?
2. What are the other names of a bistable multivibrator?
3. What do you mean by triggering signal?


**Exercise Questions:**

1) A self-biased binary uses *n-p-n* transistors have maximum values of  $V_{CE}(\text{sat}) = 0.4\text{V}$  and  $V_{BE}(\text{sat}) = 0.8\text{V}$  and  $V_{BE}(\text{cutoff}) = 0\text{V}$ . The circuit parameters are  $V_{CC} = 15\text{V}$ ,  $R_C = 1\text{K}\Omega$ ,  $R_1 = 6\text{K}\Omega$ ,  $R_2 = 15\text{K}\Omega$  and  $R_E = 500\Omega$ .


a) Find the stable-state currents and voltages.

**OBSERVATIONS:**





TITLE	
NAME	DATE



EXPERIMENT NO: 7  
**ASTABLE MULTIVIBRATOR**

**AIM:** To Observe the ON & OFF states of Transistor in an Astable Multivibrator.


**APPARATUS REQUIRED:**

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	3.9K $\Omega$ , 100K $\Omega$	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2
	Capacitor	0.01 $\mu$ F	2

**THEORY:**

An Astable Multivibrator has two quasi stable states and it keeps on switching between these two states by itself. No external triggering signal is needed. The astable multivibrator cannot remain indefinitely in any one of the two states. The two amplifier stages of an astable multivibrator are regenerative and cross-coupled by capacitors. The astable multivibrator may be used to generate a square wave of period,  $1.38RC$

**CIRCUIT DIAGRAM**



**PROCEDURE:**


1. Calculate the theoretical frequency of oscillations of the circuit.
2. Connect the circuit as per the circuit diagram.
3. Observe the voltage wave forms at both collectors of two transistors simultaneously.
4. Observe the voltage wave forms at each base simultaneously with corresponding collector voltage.
5. Note down the values of wave forms carefully.
6. Compare the theoretical and practical values.

**CALCULATIONS:****THEORITICAL VALUES:**

$$RC = R_1C_1 + R_2C_2$$

$$\text{Time Period, } T = 1.368RC$$

$$\text{Frequency, } f = 1/T =$$

**MODEL WAVEFORMS**

**PRECAUTIONS:**

1. Connections should be made carefully.
2. Readings should be noted without parallax error.

**RESULT:**

The wave forms of astable multivibrator have been verified.

**VIVA QUESTIONS :**

1. Define stable state?
2. Define quasi stable state?

**Exercise Questions:**


1) Design a collector coupled astable multivibrator for the following specifications with Silicon transistor.  $I_C(\text{sat}) = 10\text{m A}$ ;  $h_{fe}(\text{min}) = 20$ ;  $V_{CC} = 10\text{V}$ ; pulse width =  $10\mu\text{sec}$ ; duty Cycle = 40%

**OBSERVATIONS:**










TITLE	
NAME	DATE



## EXPERIMENT NO-8 MONOSTABLE MULTIVIBRATOR


**AIM:** To observe the stable state and quasi stable state voltages in monostable Multivibrator.

**APPARATUS REQUIRED:**

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	1K $\Omega$	1
		68K $\Omega$	1
		2.2K $\Omega$	1
		1.5K $\Omega$	1
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2
	Capacitor	1 $\mu$ F	2
	Diode	IN4007	1

**THEORY:**

A monostable multivibrator on the other hand compared to astable, bistable has only one stable state, the other state being quasi stable state. Normally the multivibrator is in stable state and when an externally triggering pulse is applied, it switches from the stable to the quasi stable state. It remains in the quasi stable state for a short duration, but automatically reverse switches back to its original stable state without any triggering pulse. The monostable multivibrator is also referred as 'one shot' or 'uni vibrator' since only one triggering signal is required to reverse the original stable state. The duration of quasi stable state is termed as delay time (or) pulse width (or) gate time. It is denoted as 't'.

**CIRCUIT DIAGRAM:****PROCEDURE:**


1. Connect the circuit as per the circuit diagram.
2. Verify the stable states of  $Q_1$  and  $Q_2$
3. Apply the square wave of 2v p-p , 1KHz signal to the trigger circuit.
4. Observe the wave forms at base of each transistor simultaneously.
5. Observe the wave forms at collectors of each transistor simultaneously.
6. Note down the parameters carefully.
7. Note down the time period and compare it with theoretical values.
8. Plot wave forms of  $V_{b1}$ ,  $V_{b2}$ ,  $V_{c1}$  &  $V_{c2}$  with respect to time .

**CALCULATIONS:**

Theoretical Values:

Time Period,  $T = 0.693RC$

Frequency,  $f = 1/T =$

**MODEL WAVEFORMS:****PRECAUTIONS:**

1. Connections should be made carefully.
2. Note down the parameters without parallax error.
3. The supply voltage levels should not exceed the maximum rating of the transistor.

**RESULT:**

Stable state and quasi stable state voltages in monostable multivibrator are observed

**QUESTION & ANSWERS:**

1. What are the other names of Mono Stable multivibrator?
2. Which type of triggering is used in mono stable multi vibrator?
3. Define transition time?

**Exercise Questions:**


1) Design and draw a collector-coupled ONE-SHOT using silicon npn transistors with  $h_{FE}(\text{min}) = 20$ . In stable State, the transistor in cut-off has  $V_{BE} = -1V$  and the transistor in saturation has base current,  $I_B$  which is 50% excess of the  $I_B(\text{min})$  value. Assume  $V_{CC} = 8V$ ,  $I_C(\text{sat}) = 2mA$ , delay time = 2.5ms &  $R_1 = R_2$ . Find  $R_C$ ,  $R$ ,  $R_1$ ,  $C$  and  $V_{BB}$ .

**OBSERVATIONS:**










TITLE	
NAME	DATE



## EXPERIMENT NO-9 SCHMITT TRIGGER

**AIM:** To generate a square wave from a given sine wave using Schmitt Trigger

### APPARATUS REQUIRED

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	100Ω	1
		6.8KΩ	1
		3.90Ω	1
		3.3KΩ	1
		2.2KΩ	2
2	CRO	20MHz	1
3	Function generator	1MHz	1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	2
	Capacitor	0.01 μF	1


### THEORY:

Schmitt trigger is a bistable circuit and the existence of only two stable states results from the fact that positive feedback is incorporated into the circuit and from the further fact that the loop gain of the circuit is greater than unity. There are several ways to adjust the loop gain. One way of adjusting the loop gain is by varying  $R_{c1}$ . Under quiescent conditions Q1 is OFF and Q2 is ON because it gets the required base drive from  $V_{cc}$  through  $R_{c1}$  and  $R_1$ . So the output voltage is  $V_o = V_{cc} - I_{c2}R_{c2}$  is at its lower level. Until then the output remains at its lower level.


### PROCEDURE:

1. Connect the circuit as per circuit diagram.
2. Apply a sine wave of peak to peak amplitude 10V, 1 KHz frequency wave as input to the circuit.
3. Observe input and output waveforms simultaneously in channel 1 and channel 2 of CRO.
4. Note down the input voltage levels at which output changes the voltage level.
5. Draw the graph between voltage versus time of input and output signals.

**CIRCUIT DIAGRAM:**



**MODEL GRAPH:**



**PRECAUTIONS:**

1. Connections should be made carefully.
2. Readings should be noted carefully without any parallax error.


**RESULT:** Schmitt trigger is constructed and observed its performance.

**VIVA QUESTIONS**

1. What is the other name of the Schmitt trigger?
2. What are the applications of the Schmitt trigger?
3. Define the terms UTP & LTP?

**Exercise Questions:**

1. For the given circuit shown in Figure find UTP & LTP. Data given  $h_{fe}(\min) = 40$ ,  $V_{CE}(\text{sat}) = 0.1$  V,  $V_{BE}(\text{sat}) = 0.7$  V,  $V_{\gamma} = 0.5$  V,  $V_{BE}(\text{active}) = 0.6$  V.




2. Design a Schmitt trigger circuit using n-p-n silicon transistors to meet the following specifications:  
 $V_{CC} = 12$  V, UTP=4V, LTP=2V,  $h_{fe} = 60$ ,  $I_{C2} = 3$  mA. Use relevant assumptions and the empirical relationships.


**OBSERVATIONS:**







TITLE	
NAME	DATE



## EXPERIMENT NO-10 STUDY OF LOGIC GATES

**AIM:** To construct the basic and universal gates using discrete components and Verify truth table.

### APPARATUS REQUIRED:

S.No	Name of the Component/Equipment	Specifications	Quantity
1	Resistors	100Ω	1
		4.7KΩ	1
3	Bread Board		1
4	Connecting Wires	-	As Required
6	DC Regulated power supply	0-30V,1A	1
8	Transistor	BC 107	1
	Diode	IN4007	2
	LED	-	1

### THEORY:

#### 1. OR-GATE:

OR gate has two or more inputs and a single output and it operates in accordance with the following definitions. The output of an OR gate is high if one or more inputs are high. When all the inputs are low then the output is low. If two or more inputs are in high state then the diodes connected to these inputs conduct and all other diodes remain reverse biased so the output will be high and OR function is satisfied.

#### 2. AND-GATE:

AND gate has two or more inputs and a single output and it operates in accordance with the following definitions. The output of an AND gate is high if all inputs are high. If  $V_r$  is chosen i.e. more positive than  $V_{cd}$  then all diodes will be conducting upon a coincidence and the output will be clamped at '1'. If  $V_r$  is equal to  $V_{cd}$  then all diodes are cut-off and output will raise to the voltage  $V_r$  if not all inputs have same high value then the output of AND gate is equal to  $V_i$  (min0).

#### 3. NOT-GATE:

The NOT gate circuit has a single output and a single input and perform the operation of negation in accordance with definition, the output of a NOT gate is high if the input is low and the output is low or zero if the input is high or 1.

#### 4. NOR-GATE:

A negation following on OR is called as NOT-OR gate NOR gate. As shown in figure if  $V_o$  is applied as input signal to the diodes then both diodes are forward biased. Hence no voltage is applied to emitter base junction and total current is passed through the LED and it glows which indicate high or one state.


#### 5. NAND-GATE:

The NAND gate can be implemented by placing a transistor NOT gate after the AND gate circuit with diodes. These gates are called diode-transistor logic gates.


If  $V_o$  is applied to input of the diode then the diode D1 and D2 will be forward biased. Hence no voltage applied across base-emitter junction and this junction goes into cut-off region. Hence total current from source  $V_{ce}$  will flow through LED and it flows which indicate the one state or high state.

#### CIRCUIT DIAGRAMS:


##### 1. OR GATE



##### 2. AND GATE



**3. NOT GATE:**



**4. NOR GATE:**





FIG.4

**5. NAND GATE**



**TRUTH TABLES:****1.AND GATE:**

<b>2 Input AND gate</b>		
A	B	A.B
0	0	0
0	1	0
1	0	0
1	1	1

**2.OR GATE:**

<b>2 Input OR gate</b>		
A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

**3. NOT GATE:**

<b>NOT gate</b>	
A	$\bar{A}$
0	1
1	0

**4.NOR GATE**

<b>2 Input NOR gate</b>		
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

**5. NAND GATE:**

<b>2 Input NAND gate</b>		
A	B	$\overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0

**PROCEDURE:**

1. Connect the circuit as per diagram.
2. Apply 5v from RPS for logic 1 and 0v for logic 0.
3. Measure the output voltage using digital multimeter and verify the truth table.
4. Repeat the same for all circuits.


**RESULT:** Basic and universal gates are constructed using discrete components and their truth tables are verified.

**VIVA QUESTIONS:**

1. What are the universal gates? Why they are called universal gates?
2. What is the other name of the EX-NOR gate?

**Exercise Questions:**


- 1) For the four-diode sampling gate shown in figure.1,  $V_s = 25V$ ,  $R_f = 50\Omega$ ,  $R_L = R_c = 100K\Omega$  and  $R_2 = 2K\Omega$ . Find  $(V_c)_{min}$ ,  $A$ ,  $V_{min}$  and  $(V_n)_{min}$  for  $V = V_{min}$ ?





**OBSERVATIONS:**





TITLE	
NAME	DATE

